- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379008 > CY3687 (Cypress Semiconductor Corp.) MoBL-USB⑩ FX2LP18 USB Microcontroller PDF資料下載
參數(shù)資料
| 型號： | CY3687 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | MoBL-USB⑩ FX2LP18 USB Microcontroller |
| 中文描述： | 的MoBL - USB FX2LP18的USB微控制器⑩ |
| 文件頁數(shù)： | 12/39頁 |
| 文件大?。?/td> | 453K |
| 代理商： | CY3687 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
CY7C68053
Document # 001-06120 Rev *H
Page 12 of 39
4.1 CY7C68053 Pin Descriptions
Table 7. FX2LP18 Pin Descriptions
[9]
Note
9. Do not leave unused inputs floating. Tie either HIGH or LOW as appropriate. Only pull outputs up or down to ensure signals at power up and in standby. Do not drive
any pins while the device is powered down.
56 VFBGA
2D
Name
Type
Power
Default
N/A
Description
AV
CC
Analog VCC
. Connect this pin to 3.3V power source. This signal provides
power to the analog section of the chip.
Provide an appropriate bulk/bypass capacitance for this supply rail.
Analog VCC
. Connect this pin to 3.3V power source. This signal provides
power to the analog section of the chip.
Analog Ground
. Connect this pin to ground with as short a path as possible.
Analog Ground
. Connect to this pin ground with as short a path as possible.
USB D– Signal
. Connect this pin to the USB D– signal.
USB D+ Signal
. Connect this pin to the USB D+ signal.
Active LOW Reset
. This pin resets the entire chip. See
Reset and Wakeup on
page 5
for details.
Crystal Input
. Connect this signal to a 24 MHz parallel resonant, fundamental
mode crystal and load capacitor to GND.
It is also correct to drive XTALIN with an external 24 MHz square wave derived
from another clock source.
Crystal Output
. Connect this signal to a 24 MHz parallel resonant, funda-
mental mode crystal and load capacitor to GND.
If an external clock is used to drive XTALIN, leave this pin open.
CLKOUT.
12, 24, or 48 MHz clock, phase locked to the 24 MHz input clock.
The 8051 defaults to 12 MHz operation. The 8051 may tri-state this output by
setting CPUCS.1 = 1.
1D
AV
CC
Power
N/A
2F
1F
1E
2E
8B
AGND
AGND
DMINUS
DPLUS
RESET#
Ground
Ground
I/O/Z
I/O/Z
Input
N/A
N/A
Z
Z
N/A
1C
XTALIN
Input
N/A
2C
XTALOUT
Output
N/A
2B
CLKOUT
O/Z
12 MHz
Port A
8G
PA0 or
INT0#
I/O/Z
I
(PA0)
Multiplexed pin whose function is selected by PORTACFG.0
PA0
is a bidirectional IO port pin.
INT0#
is the active LOW 8051 INT0 interrupt input signal, which is either edge
triggered (IT0 = 1) or level triggered (IT0 = 0).
Multiplexed pin whose function is selected by PORTACFG.1
PA1
is a bidirectional IO port pin.
INT1#
is the active LOW 8051 INT1 interrupt input signal, which is either edge
triggered (IT1 = 1) or level triggered (IT1 = 0).
Multiplexed pin whose function is selected by two bits: IFCONFIG[1:0].
PA2
is a bidirectional IO port pin.
SLOE
is an input-only output enable with programmable polarity (FIFOPIN-
POLAR.4) for the slave FIFO’s connected to FD[7:0] or FD[15:0].
Multiplexed pin whose function is selected by: WAKEUP.7 and OEA.3
PA3
is a bidirectional IO port pin.
WU2
is an alternate source for
USB Wakeup,
enabled by WU2EN bit
(WAKEUP.1) and polarity set by WU2POL (WAKEUP.4). If the 8051 is in
suspend and WU2EN = 1, a transition on this pin starts up the oscillator and
interrupts the 8051 to allow it to exit the suspend mode. Asserting this pin
inhibits the chip from suspending, if WU2EN = 1.
6G
PA1 or
INT1#
I/O/Z
I
(PA1)
8F
PA2 or
SLOE
I/O/Z
I
(PA2)
7F
PA3 or
WU2
I/O/Z
I
(PA3)
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY37128VP160-100BAXC | 5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37032P44-125AC | 5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37064P44-200AC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37064P44-200JC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37384VP100-200JXC | 5V, 3.3V, ISRTM High-Performance CPLDs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY3688 | 功能描述:界面開發(fā)工具 CY3688 RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| CY3690 | 功能描述:開發(fā)板和工具包 - 其他處理器 USB 2.0 DVEL KIT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY3691 | 功能描述:開發(fā)板和工具包 - 其他處理器 USB 2.0 DVEL KIT RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY3692 | 功能描述:時鐘和定時器開發(fā)工具 Socket adapter "for CY23FP12" RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| CY3693 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:PTG Programming Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。