- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379008 > CY3683 (Cypress Semiconductor Corp.) MoBL-USB⑩ TX2 USB 2.0 UTMI Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | CY3683 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | MoBL-USB⑩ TX2 USB 2.0 UTMI Transceiver |
| 中文描述： | 的MoBL - USB TX2的⑩個(gè)USB 2.0收發(fā)器采用UTMI |
| 文件頁(yè)數(shù)： | 6/14頁(yè) |
| 文件大?。?/td> | 490K |
| 代理商： | CY3683 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
CY7C68000A
Document #: 38-08052 Rev. *F
Page 6 of 14
18
C1
LineState0
Output
Line State
These signals reflect the current state of the single-ended
receivers. They are combinatorial until a ‘usable’ CLK is available then
they are synchronized to CLK. They directly reflect the current state of the
DPLUS (LineState0) and DMINUS (LineState1).
D– D+ Description
00–0: SE0
01–1: ‘J’ State
10–2: ‘K’ State
11–3: SE1
15
B6
OpMode1
Input
Operational Mode
These signals select among various operational
modes.
10 Description
00–0: Normal Operation
01–1: Non-driving
10–2: Disable Bit Stuffing and NRZI encoding
11–3: Reserved
Operational Mode
These signals select among various operational
modes.
10 Description
00–0: Normal Operation
01–1: Non-driving
10–2: Disable Bit Stuffing and NRZI encoding
11–3: Reserved
Transmit Valid
This signal indicates that the data bus is valid. The asser-
tion of Transmit Valid initiates SYNC on the USB. The negation of Trans-
mit Valid initiates EOP on the USB. The start of SYNC must be initiated
on the USB no less than one or no more that two CLKs after the assertion
of TXValid.
In HS (XcvrSelect = 0) mode, the SYNC pattern must be asserted on the
USB between 8- and 16-bit times after the assertion of TXValid is detected
by the Transmit State Machine.
In FS (Xcvr = 1), the SYNC pattern must be asserted on the USB no less
than one or more than two CLKs after the assertion of TXValid is detected
by the Transmit State Machine.
Transmit Data Ready
If TXValid is asserted, the SIE must always have
data available for clocking in to the TX Holding Register on the rising edge
of CLK. If TXValid is TRUE and TXReady is asserted at the rising edge
of CLK, the CY7C68000A will load the data on the data bus into the TX
Holding Register on the next rising edge of CLK. At that time, the SIE
should immediately present the data for the next transfer on the data bus
.
Receive Data Valid
This signal indicates that the
DataOut
bus has valid
data. The Receive Data Holding Register is full and ready to be unloaded.
The SIE is expected to latch the
DataOut
bus on the clock edge.
Receive Active
This signal indicates that the receive state machine has
detected SYNC and is active.
RXActive is negated after a bit stuff error or an EOP is detected.
Receive Error
0 Indicates no error.
1 Indicates that a receive error has been detected.
14
B5
OpMode0
Input
54
A5
TXValid
Input
1
A8
TXReady
Output
21
A4
RXValid
Output
22
B7
RXActive
Output
23
A6
RXError
Output
Table 1. Pin Descriptions
[1]
(continued)
QFN
VFBGA
Name
Type
Default
Description
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY3687 | MoBL-USB⑩ FX2LP18 USB Microcontroller |
| CY37128VP160-100BAXC | 5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37032P44-125AC | 5V, 3.3V, ISRTM High-Performance CPLDs |
| CY37064P44-200AC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
| CY37064P44-200JC | 5V, 3.3V, ISR⑩ High-Performance CPLDs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY3684 | 功能描述:開發(fā)板和工具包 - 其他處理器 FX2LP DVK RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY3684-000 | 制造商:TE Connectivity 功能描述:82A1121-22-9/96-9CS3022 - Bulk |
| CY3685 | 功能描述:開發(fā)板和工具包 - 其他處理器 EZ-USB NX2LP Dvel Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY3686 | 功能描述:開發(fā)板和工具包 - 其他處理器 NX2LP Devel Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| CY3687 | 功能描述:開發(fā)板和工具包 - 其他處理器 MoBL USB FX2LP18 DVel Kit RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。