- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352749 > CAT25CXXX Supervisory Circuits with SPI Serial E2PROM, Precision Reset Controller and Watchdog Timer PDF資料下載
參數(shù)資料
| 型號： | CAT25CXXX |
| 英文描述： | Supervisory Circuits with SPI Serial E2PROM, Precision Reset Controller and Watchdog Timer |
| 中文描述： | 監(jiān)控電路具有SPI串行E2PROM，精密復(fù)位控制器和看門狗定時(shí)器 |
| 文件頁數(shù)： | 6/10頁 |
| 文件大?。?/td> | 77K |
| 代理商： | CAT25CXXX |
5
CAT25010/20/40
Doc. No. 1006, Rev. G
Status Register Bits
Array Address
Protection
BP1
BP0
Protected
0
None
No Protection
0
1
25010: 60-7F
Quarter Array Protection
25020: C0-FF
25040: 180-1FF
1
0
25010: 40-7F
Half Array Protection
25020: 80-FF
25040: 100-1FF
1
25010: 00-7F
Full Array Protection
25020: 00-FF
25040: 000-1FF
BLOCK PROTECTION BITS
76543210
1111
BP1
BP0
WEL
RDY
STATUS REGISTER
clock for SPI modes (0,0 & 1,1).
SCK: Serial Clock
SCK is the serial clock pin. This pin is used to synchronize
the communication between the microcontroller and the
CAT25010/20/40. Opcodes, byte addresses, or data
present on the SI pin are latched on the rising edge of the
SCK. Data on the SO pin is updated on the falling edge
of the SCK for SPI modes (0,0 & 1,1) .
CS
CS: Chip Select
CS is the Chip select pin. CS low enables the CAT25010/
20/40 and
CS high disables the CAT25010/20/40. CS
high takes the SO output pin to high impedance and
forces the devices into a Standby Mode (unless an
internal write operation is underway) The CAT25010/
20/40 draws ZERO current in the Standby mode. A high
to low transition on
CS is required prior to any sequence
being initiated. A low to high transition on
CS after a valid
write sequence is what initiates an internal write cycle.
WP
WP: Write Protect
WP is the Write Protect pin. The Write Protect pin will
allow normal read/write operations when held high.
When
WP is tied low all write operations are inhibited.
WP held low while CS is low will interrupt a write to the
CAT25010/20/40. If the internal write cycle has already
been initiated,
WP going low will have no effect on any
write operation. Figure 10 illustrates the
WP timing
sequence during a write operation.
HOLD
HOLD: Hold
The
HOLD pin is used to pause transmission to the
CAT25010/20/40 while in the middle of a serial sequence
without having to re-transmit entire sequence at a later
time. To pause,
HOLD must be brought low while SCK
is low. The SO pin is in a high impedance state during
the time the part is paused, and transitions on the SI pins
will be ignored. To resume communication,
HOLD is
brought high, while SCK is low. (
HOLD should be held
high any time this function is not being used.)
HOLD may
be tied high directly to VCC or tied to VCC through a
resistor. Figure 9 illustrates hold timing sequence.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CAT24FC66RD2E-1.8TE13 | 64K-Bit I2C Serial CMOS EEPROM with Partial Array Write Protection |
| CAT24FC66RD2E-TE13 | 64K-Bit I2C Serial CMOS EEPROM with Partial Array Write Protection |
| CAT24FC32RD2ETE13 | 32K-Bit I2C Serial CMOS EEPROM |
| CAT1320JI-42TDFN | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
| CAT1320UI-42TDFN | Supervisory Circuits with I2C Serial 32K CMOS EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CAT25LV65-25 | 制造商:Catalyst Semiconductor 功能描述: |
| CAT25M01LI-G | 功能描述:IC EEPROM 1MBIT 10MHZ 制造商:on semiconductor 系列:- 包裝:管件 零件狀態(tài):有效 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1M（128K x 8） 速度:10MHz 接口:SPI 串行 電壓 - 電源:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C（TA） 封裝/外殼:- 供應(yīng)商器件封裝:- 標(biāo)準(zhǔn)包裝:50 |
| CAT25M01VI-G | 制造商:ON Semiconductor 功能描述:1MB SPI SER CMOS EEPROM - Rail/Tube |
| CAT25M01VI-GT3 | 制造商:ON Semiconductor 功能描述:1MB SPI SER CMOS EEPROM - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / 1MB SPI SER CMOS EEPROM 制造商:ON Semiconductor 功能描述:1 Mb SPI Serial EEPROM |
| CAT25M01XI | 制造商:ON Semiconductor 功能描述:1MB SPI SER CMOS EEPROM - Rail/Tube 制造商:ON Semiconductor 功能描述:TUBE / 1MB SPI SER CMOS EEPROM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。