- 您現在的位置：買賣IC網 > PDF目錄256080 > BX80532KE3066E (INTEL CORP) 3060 MHz, MICROPROCESSOR, XMA PDF資料下載
參數資料
| 型號： | BX80532KE3066E |
| 廠商： | INTEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 3060 MHz, MICROPROCESSOR, XMA |
| 文件頁數： | 60/102頁 |
| 文件大?。?/td> | 1464K |
| 代理商： | BX80532KE3066E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
60
Intel Xeon Processor with 533 MHz Front Side Bus at 2 GHz to 3.06 GHz
4.2
Signal Definitions
Table 41. Signal Definitions (Sheet 1 of 9)
Name
Type
Description
Notes
A[35:3]#
I/O
A[35:3]# (Address) define a 236 byte physical memory address space. In sub-phase
1 of the address phase, these pins transmit the address of a transaction. In sub-
phase 2, these pins transmit transaction type information. These signals must
connect the appropriate pins of all agents on the front side bus. A[35:3]# are
protected by parity signals AP[1:0]#. A[35:3]# are source synchronous signals and
are latched into the receiving buffers by ADSTB[1:0]#.
On the active-to-inactive transition of RESET#, the processors sample a subset of
the A[35:3]# pins to determine their power-on configuration. See Section 6.1.
4
A20M#
I
If A20M# (Address-20 Mask) is asserted, the processor masks physical address bit
20 (A20#) before looking up a line in any internal cache and before driving a read/
write transaction on the bus. Asserting A20M# emulates the 8086 processor's
address wrap-around at the 1 MByte boundary. Assertion of A20M# is only
supported in real mode.
A20M# is an asynchronous signal. However, to ensure recognition of this signal
following an I/O write instruction, it must be valid along with the TRDY# assertion of
the corresponding I/O write bus transaction.
3
ADS#
I/O
ADS# (Address Strobe) is asserted to indicate the validity of the transaction
address on the A[35:3]# pins. All bus agents observe the ADS# activation to begin
parity checking, protocol checking, address decode, internal snoop, or deferred
reply ID match operations associated with the new transaction. This signal must
connect the appropriate pins on all front side bus agents.
4
ADSTB[1:0]#
I/O
Address strobes are used to latch A[35:3]# and REQ[4:0]# on their rising and falling
edge.
4
AP[1:0]#
I/O
AP[1:0]# (Address Parity) are driven by the request initiator along with ADS#,
A[35:3]#, and the transaction type on the REQ[4:0]# pins. A correct parity signal is
high if an even number of covered signals are low and low if an odd number of
covered signals are low. This allows parity to be high when all the covered signals
are high. AP[1:0]# should connect the appropriate pins of all front side bus agents.
The following table defines the coverage model of these signals.
4
BCLK[1:0]
I
The differential pair BCLK (Bus Clock) determines the bus frequency. All processor
front side bus agents must receive these signals to drive their outputs and latch
their inputs.
All external timing parameters are specified with respect to the rising edge of
BCLK0 crossing the falling edge of BCLK1.
4
Request Signals
Subphase 1
Subphase 2
A[35:24]#
AP0#
AP1#
A[23:3]#
AP1#
AP0#
REQ[4:0]#
AP1#
AP0#
相關PDF資料 |
PDF描述 |
|---|---|
| BX80532RC2400B | 32-BIT, 2400 MHz, MICROPROCESSOR |
| BU-61559D1-230W | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-230 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-260Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
| BU-61559D1-340Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| BX80532KE3066EU | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3.06GHZ - Boxed Product (Development Kits) |
| BX80532KE3200F | 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3.2GHZ - Boxed Product (Development Kits) |
| BX80532PC1800D | 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 64-BIT 0.13UM 1.8GHZ - Boxed Product (Development Kits) |
| BX80532PC2000D | 制造商:Intel 功能描述:MPU PENTIUM 4 NETBURST 64-BIT 0.13UM 2GHZ - Boxed Product (Development Kits) 制造商:Intel 功能描述:P4 Socket 478 2.0GHz with fan |
| BX80532PC2200D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復。