- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381397 > AT17LV040-10BJI (ATMEL CORP) FPGA Configuration EEPROM Memory PDF資料下載
參數(shù)資料
| 型號： | AT17LV040-10BJI |
| 廠商： | ATMEL CORP |
| 元件分類： | DRAM |
| 英文描述： | FPGA Configuration EEPROM Memory |
| 中文描述： | 4M X 1 CONFIGURATION MEMORY, PQCC44 |
| 封裝： | PLASTIC, MS-018AC, LCC-44 |
| 文件頁數(shù)： | 12/24頁 |
| 文件大?。?/td> | 221K |
| 代理商： | AT17LV040-10BJI |
12
AT17LV65/128/256/512/010/002/040
2321E–CNFG–06/03
Notes:
1. AC test lead = 50 pF.
2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.
Notes:
1. AC test lead = 50 pF.
2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels.
AC Characteristics
V
CC
= 3.3V ± 10%
Symbol
Description
AT17LV65/128/256
AT17LV512/010/002/040
Units
Commercial
Industrial
Commercial
Industrial
Min
Max
Min
Max
Min
Max
Min
Max
T
OE
(1)
OE to Data Delay
50
55
50
55
ns
T
CE
(1)
CE to Data Delay
60
60
55
60
ns
T
CAC
(1)
CLK to Data Delay
75
80
55
60
ns
T
OH
Data Hold from CE, OE, or CLK
0
0
0
0
ns
T
DF
(2)
CE or OE to Data Float Delay
55
55
50
50
ns
T
LC
CLK Low Time
25
25
25
25
ns
T
HC
CLK High Time
25
25
25
25
ns
T
SCE
CE Setup Time to CLK
(to guarantee proper counting)
35
60
30
35
ns
T
HCE
CE Hold Time from CLK
(to guarantee proper counting)
0
0
0
0
ns
T
HOE
OE High Time (guarantees counter is reset)
25
25
25
25
ns
F
MAX
Maximum Clock Frequency
10
10
15
10
MHz
AC Characteristics when Cascading
V
CC
= 3.3V ± 10%
Symbol
Description
AT17LV65/128/256
AT17LV512/010/002/040
Units
Commercial
Industrial
Commercial
Industrial
Min
Max
Min
Max
Min
Max
Min
Max
T
CDF
(2)
CLK to Data Float Delay
60
60
50
50
ns
T
OCK
(1)
CLK to CEO Delay
55
60
50
55
ns
T
OCE
(1)
CE to CEO Delay
55
60
35
40
ns
T
OOE
(1)
RESET/OE to CEO Delay
40
45
35
35
ns
F
MAX
Maximum Clock Frequency
8
8
12.5
10
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT17LV002A-10SI | FPGA Configuration EEPROM Memory |
| AT17LV002A-10TQC | FPGA Configuration EEPROM Memory |
| AT17LV002A-10TQI | FPGA Configuration EEPROM Memory |
| AT17LV040 | FPGA Configuration EEPROM Memory |
| AT17LV040-10CC | FPGA Configuration EEPROM Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT17LV040-10CC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10CI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10JC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10JI | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
| AT17LV040-10NC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復。