- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79R70 (Advanced Micro Devices, Inc.) Ringing Subscriber Line Interface Circuit PDF資料下載
參數(shù)資料
| 型號： | AM79R70 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Ringing Subscriber Line Interface Circuit |
| 中文描述： | 振鈴用戶線接口電路 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大?。?/td> | 271K |
| 代理商： | AM79R70 |
P R E L I M I N A R Y
10
Am79R70 Data Sheet
Notes:
1.
Unless otherwise noted, test conditions are BAT1 = –67 V BAT2 = –24 V V
CC
= +5 V V
NEG
= –5 V R
L
= 600
,
R
DC1
= 80 k
, R
DC2
= 20 k
, R
D
= 75 k
, no fuse resistors, C
HP
= 0.018 μF C
DC
= 1.2 μF D
1
= D
2
= 1N400x,
two-wire AC input impedance (ZSL) is a 600
resistance synthesized by the programming network shown below.
R
SGL
= open, R
SGH
= open, R
DCR
= 2 k
, R
RT1
= 430 k
, R
RT2
= 12 k
, C
RT
= 1.5 μF R
SLEW
= 150 k
, C
SLEW
= 0.33 μF
2. a. Overload level is defined when THD = 1%.
b. Overload level is defined when THD = 1.5%.
3. Balance return signal is the signal generated at V
TX
by V
RX
. This specification assumes that the two-wire AC load impedance
matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
6. Group delay can be greatly reduced by using a Z
T
network such as that shown in Note 1 above. The network reduces the
group delay to ess han 2 μs and ncreases 2WRL. The effect of group delay on inecard performance may also be compensated
for by synthesizing complex impedance with the QSLAC or DSLAC device.
7. Open Circuit V
AB
can be modified using RSGH.
8. R
D
must be greater than 56 k
. Refer to
Table 2
for typical value of R
LTH
.
9. Lower power is achieved by switching into low-battery state in standby. Standby loop current is returned to V
BAT1
regardless
of the battery selected.
Table 1. SLIC Decoding
(DET) Output
State
C3 C2 C1
2-Wire Status
E1 = 1
E1 = 0
Battery Selection
0
0 0 0
Open Circuit
Ring trip
Ring trip
B2EN
1
0 0 1
Ringing
Ring trip
Ring trip
2
0 1 0
Active
Loop detector
Ground key
3
0 1 1
On-hook TX (OHT)
Loop detector
Ground key
4
1 0 0
Tip Open
Loop detector
Ground key
B2EN = 1**
5
1 0 1
Standby
Loop detector
Ground key
V
BAT1
6*
1 1 0
Active Polarity Reversal
Loop detector
Ground key
B2EN
7*
1 1 1
OHT Polarity Reversal
Loop detector
Ground key
Notes:
* Only –1 performance grade devices support polarity reversal.
** For correct ground-start operation using Tip Open, V
BAT1
on-hook battery must be used.
RT2 = 150 k
CT1 = 60 pF
RT1 = 150 k
VTX
RSN
V
RX
RRX = 300 k
~
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79R70-1JC | Ringing Subscriber Line Interface Circuit |
| AM79R70JC | Ringing Subscriber Line Interface Circuit |
| AM79R79 | Ringing Subscriber Line Interface Circuit |
| AM79R79JC | Ringing Subscriber Line Interface Circuit |
| AM81LS95 | Three-State Octal Buffers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79R70_1 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Ringing Subscriber Line Interface Circuit |
| AM79R70-1JC | 制造商:Advanced Micro Devices 功能描述:SLIC, 2-4 CONVERSION, 32 Pin, Plastic, PLCC |
| AM79R70-1SC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| AM79R70JC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Ringing Subscriber Line Interface Circuit |
| AM79R70SC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Ringing Subscriber Line Interface Circuit |
發(fā)布緊急采購，3分鐘左右您將得到回復。