參數(shù)資料
型號(hào): ADSP-21363KBC-1AA
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: MO-205AE, CSBGA-136
文件頁(yè)數(shù): 20/52頁(yè)
文件大小: 1320K
代理商: ADSP-21363KBC-1AA
Rev. A
|
Page 20 of 52
|
December 2006
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Clock Input
Clock Signals
The ADSP-2136x can use an external clock or a crystal. See the
CLKIN pin description in
Table 4 on Page 12
. The user applica-
tion program can configure theADSP-2136x to use its internal
clock generator by connecting the necessary components to the
CLKIN and XTAL pins.
Figure 9
shows the component connec-
tions used for a fundamental frequency crystal operating in
parallel mode.
Note that the clock rate is achieved using a 16.67 MHz crystal
and a PLL multiplier ratio 16:1 (CCLK:CLKIN achieves a clock
speed of 266.72 MHz). To achieve the full core clock rate, pro-
grams need to configure the multiplier bits in the
PMCTL register.
Table 13. Clock Input
Parameter
333 MHz
Unit
Min
Max
Timing Requirements
t
CK
t
CKL
t
CKH
t
CKRF
t
CCLK
2
t
CKJ
3,4
CLKIN Period
CLKIN Width Low
CLKIN Width High
CLKIN Rise/Fall (0.4 V to 2.0 V)
CCLK Period
CLKIN Jitter Tolerance
18
1
7.5
1
7.5
1
3.0
1
–250
1
Applies only for CLKCFG1–0 = 00 and default values for PLL control bits in PMCTL.
2
Any changes to PLL control bits in the PMCTL register must meet core clock timing specification t
CCLK
.
3
Actual input jitter should be combined with ac specifications for accurate timing analysis.
4
Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.
100
ns
ns
ns
ns
ns
ps
3
10
+250
Figure 8. Clock Input
CLKIN
t
CK
t
CKH
t
CKL
t
CKJ
Figure 9. 333 MHz Operation (Fundamental Mode Crystal)
C1
22pF
Y1
R1
1M *
XTAL
CLKIN
C2
22pF
24.576MHz
R2
47 *
R2 SHOULD BE CHOSEN TO LIMIT CRYSTAL
DRIVE POWER. REFER TO CRYSTAL
MANUFACTURER’S SPECIFICATIONS
*TYPICAL VALUES
ADSP-2136X
相關(guān)PDF資料
PDF描述
ADSP-21363KBCZ-1AA SHARC Processor
ADSP-2141L Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-2141LKS-E1 DSP
ADSP-2141LKS-N1 DSP
ADSP-2187L DSP(Digital Signal Processing)Microcomputer(數(shù)字信號(hào)處理控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21363KBCZ-1AA 功能描述:IC DSP 32BIT 333MHZ 136-CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21363KSWZ-1AA 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21363SBBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBBCZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor