參數(shù)資料
型號: PIC24FJ16GA002-I/SS
廠商: Microchip Technology
文件頁數(shù): 24/52頁
文件大?。?/td> 0K
描述: IC PIC MCU FLASH 16K 28-SSOP
產(chǎn)品培訓(xùn)模塊: Graphics LCD System and PIC24 Interface
Asynchronous Stimulus
特色產(chǎn)品: PIC24FJ/33FJ MCUs & dsPIC? DSCs
標(biāo)準(zhǔn)包裝: 47
系列: PIC® 24F
核心處理器: PIC
芯體尺寸: 16-位
速度: 32MHz
連通性: I²C,PMP,SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,LVD,POR,PWM,WDT
輸入/輸出數(shù): 21
程序存儲器容量: 16KB(5.5K x 24)
程序存儲器類型: 閃存
RAM 容量: 4K x 8
電壓 - 電源 (Vcc/Vdd): 2 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 10x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
包裝: 管件
產(chǎn)品目錄頁面: 647 (CN2011-ZH PDF)
配用: DM240011-ND - KIT STARTER MPLAB FOR PIC24F MCU
AC162088-ND - HEADER MPLAB ICD2 24FJ64GA004 28
AC164338-ND - MOD SKT PIC24F/DSPIC33F 28SOIC
DV164033-ND - KIT START EXPLORER 16 MPLAB ICD2
PIC24FJXXXGA0XX
DS39768D-page 30
2008 Microchip Technology Inc.
4.5.2
PROGRAMMING VERIFICATION
After code memory is programmed, the contents of
memory can be verified to ensure that programming
was successful. Verification requires code memory to
be read back and compared against the copy held in
the programmer’s buffer.
The READP command can be used to read back all of
the programmed code memory.
Alternatively, you can have the programmer perform
the verification after the entire device is programmed
using a checksum computation.
4.6
Configuration Bits Programming
4.6.1
OVERVIEW
The PIC24FJXXXGA0XX family has Configuration bits
stored in the last two locations of implemented program
memory (see Table 2-2 for locations). These bits can
be set or cleared to select various device configura-
tions. There are three types of Configuration bits:
system operation bits, code-protect bits and unit ID bits.
The system operation bits determine the power-on
settings for system level components, such as
oscillator and Watchdog Timer. The code-protect bits
prevent program memory from being read and written.
The register descriptions for the CW1 and CW2
Configuration registers are shown in Table 4-2.
TABLE 4-2:
PIC24FJXXXGA0XX FAMILY CONFIGURATION BITS DESCRIPTION
Bit Field
Register
Description
I2C1SEL(1)
CW2<2>
I2C1 Pin Mapping bit
1
= Default location for SCL1/SDA1 pins
0
= Alternate location for SCL1/SDA1 pins
DEBUG
CW1<11>
Background Debug Enable bit
1
= Device will reset in User mode
0
= Device will reset in Debug mode
FCKSM1:FCKSM0
CW2<7:6>
Clock Switching Mode bits
1x
= Clock switching is disabled, Fail-Safe Clock Monitor is disabled
01
= Clock switching is enabled, Fail-Safe Clock Monitor is disabled
00
= Clock switching is enabled, Fail-Safe Clock Monitor is enabled
FNOSC2:FNOSC0
CW2<10:8>
Initial Oscillator Source Selection bits
111
= Internal Fast RC (FRCDIV) oscillator with postscaler
110
= Reserved
101
= Low-Power RC (LPRC) oscillator
100
= Secondary (SOSC) oscillator
011
= Primary (XTPLL, HSPLL, ECPLL) oscillator with PLL
010
= Primary (XT, HS, EC) oscillator
001
= Internal Fast RC (FRCPLL) oscillator with postscaler and PLL
000
= Fast RC (FRC) oscillator
FWDTEN
CW1<7>
Watchdog Timer Enable bit
1
= Watchdog Timer always enabled (LPRC oscillator cannot be disabled;
clearing the SWDTEN bit in the RCON register will have no effect)
0
= Watchdog Timer enabled/disabled by user software (LPRC can be
disabled by clearing the SWDTEN bit in the RCON register)
GCP
CW1<13>
General Segment Code-Protect bit
1
= User program memory is not code-protected
0
= User program memory is code-protected
GWRP
CW1<12>
General Segment Write-Protect bit
1
= User program memory is not write-protected
0
= User program memory is write-protected
ICS
CW1<8>
ICD Communication Channel Select bit
1
= Communicate on PGC2/EMUC2 and PGD2/EMUD2
0
= Communicate on PGC1/EMUC1 and PGD1/EMUD1
Note 1:
Available on 28 and 44-pin packages only.
2:
Available only on 28 and 44-pin devices with a silicon revision of 3042h or higher.
相關(guān)PDF資料
PDF描述
PIC16C55A-04I/SO IC MCU OTP 512X12 28SOIC
PIC16CR77-I/ML IC PIC MCU 8KX14 44QFN
PIC16CR74T-I/PT IC PIC MCU 4KX14 44TQFP
PIC16F627A-I/ML IC MCU FLASH 1KX14 EEPROM 28QFN
PIC24F08KL401-I/P IC MCU 16BIT 8KB FLASH 20-PDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4896-2ARM-EBZ 制造商:Analog Devices 功能描述:ADA4896-2 DUAL OP AMP EVAL BOARD 制造商:Analog Devices 功能描述:Bare evaluation board, ADA4896-2,MSOP8
ADA4896-2ARMZ 功能描述:IC OP AMP LOW NOISE 8-MSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.028 V/µs 增益帶寬積:105kHz -3db帶寬:- 電流 - 輸入偏壓:3nA 電壓 - 輸入偏移:100µV 電流 - 電源:3.3µA 電流 - 輸出 / 通道:12mA 電壓 - 電源,單路/雙路(±):2.7 V ~ 12 V,±1.35 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:剪切帶 (CT) 其它名稱:OP481GRUZ-REELCT
ADA4896-2ARMZ_PROMO 制造商:Analog Devices 功能描述:IC OP AMP R/R LOW POWER MS
ADA4896-2ARMZ-R7 功能描述:IC OPAMP GP R-R 50MHZ LP 8MSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源,單路/雙路(±):2 V ~ 44 V,±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-DFN-EP(5x3) 包裝:管件
ADA4896-2ARMZ-RL 制造商:AD 制造商全稱:Analog Devices 功能描述:1 nV/√Hz, Low Power