- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373963 > AD9501SQ (ANALOG DEVICES INC) Digitally Programmable Delay Generator PDF資料下載
參數(shù)資料
| 型號： | AD9501SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | Digitally Programmable Delay Generator |
| 中文描述： | SPECIALTY ANALOG CIRCUIT, CDIP20 |
| 封裝： | CERDIP-20 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 180K |
| 代理商： | AD9501SQ |
AD9501
REV. A
–7–
Ramp charging current and DAC full-scale current are slaved
together in the AD9501 to minimize delay drift over tempera-
ture. T o preserve the unit’s low drift performance, both R
SET
and C
EX T
should have low temperature coefficients. Resistors
which are used should be 1% metal film types.
T he programmed delay (t
D
) is set by the DAC inputs, D
0
–D
7
.
Graph 1. RC Values vs. Full-Scale Delay Range (t
DFS
)
T he minimum delay through the AD9501 corresponds to an
input code of 00
H
, and FF
H
gives the full-scale delay. Any
programmed delay can be approximated by:
t
D
=
(
DAC code
/256)
×
t
DFS
T otal delay through the AD9501 for any given DAC code is
equal to:
t
TOTAL
=
t
D
+
t
PD
As shown on the block diagram, T T L/CMOS latches are
included to store the digital delay data. Data is latched when
LAT CH is HIGH. When LAT CH is LOW, the latches are
transparent, and the DAC will attempt to follow any changes on
inputs D
0
–D
7
.
T he System T iming Diagram, Figure 3, shows the timing
relationship between the input data and the latch. T he DAC
settling time (t
LD
) is approximately 30 ns. After the digital
(Programmed Delay) data is updated, a minimum 30 ns must
elapse between the time LAT CH goes high and the arrival of a
T RIGGER pulse to assure rated pulse delay accuracy.
When RESET goes HIGH, the ramp timing capacitor (C
EX T
+
8.5 pF) is discharged. T he RESET input is level-sensitive, and
overrides the T RIGGER input. T herefore, any trigger pulse
which occurs when RESET is HIGH will not produce an output
pulse. As shown on the system timing diagram, Figure 3, the
next trigger pulse should not occur before the Linear Ramp
Settling T ime (t
LRS
) interval is completed to assure rated pulse
delay accuracy.
Figure 3. AD9501 System Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9501JQ | Digitally Programmable Delay Generator |
| AD9502 | Hybrid RS-170 Video Digitizer |
| AD9502AM | Hybrid RS-170 Video Digitizer |
| AD9502BM | Hybrid RS-170 Video Digitizer |
| AD9502CM | Hybrid RS-170 Video Digitizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9502 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Hybrid RS-170 Video Digitizer |
| AD9502(RS-170) | 制造商:AD 制造商全稱:Analog Devices 功能描述:Hybrid RS-170 Video Digitizer |
| AD9502AM | 制造商:AD 制造商全稱:Analog Devices 功能描述:Hybrid RS-170 Video Digitizer |
| AD9502AMB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Video Generator & Line Lock Circuit |
| AD9502BM | 制造商:AD 制造商全稱:Analog Devices 功能描述:Hybrid RS-170 Video Digitizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。