參數(shù)資料
型號: AD805
廠商: Analog Devices, Inc.
英文描述: Data Retiming Phase-Locked Loop(重定時PLL)
中文描述: 數(shù)據(jù)定時鎖相環(huán)(重定時鎖相環(huán))
文件頁數(shù): 3/12頁
文件大?。?/td> 388K
代理商: AD805
–3–
REV. 0
AD805
ABSOLUTE MAXIMUM RATINGS*
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . –6 V
Input Voltage (Pin 19 or 20 to V
EE
) . . . . . . . . V
EE
to +300 mV
Storage Temperature Range . . . . . . . . . . . . –65
°
C to +150
°
C
Maximum Junction Temperature
Plastic DIP Package . . . . . . . . . . . . . . . . . . . . . . . . . . 150
°
C
Storage Temperature Range . . . . . . . . . . . . –65
°
C to +150
°
C
Lead Temperature (Soldering 60 sec) . . . . . . . . . . . . .+300
°
C
*Stresses above those listed under “Absolute Maximum Ratings” may cause
permanent damage to the device. This is a stress rating only; functional operation
of the device at these or any other conditions above those indicated in the
operational section of the specification is not implied. Exposure to an absolute
maximum rating condition for an extended period may adversely affect device
reliability.
PIN CONFIGURATION
NOTES:
PIN 6 AND 18
ARE DIGITAL SUBSTRATE
AND SHOULD BE CONNECTED
TO PINS 7 AND 15 WHICH
ARE DIGITAL V
EE
.
PIN 10 IS ANALOG SUBSTRATE
AND SHOULD BE CONNECTED
TO PIN 9, WHICH IS ANALOG V
EE
.
DATAOUT
CLKOUT
DATAOUT
V
CC2
CLKOUT
SUBST
V
EE
V
CC1
AV
EE
ASUBST
CLKIN
CLKIN
SUBST
DATAIN
DATAIN
V
EE
V
CC1
AV
CC
VCXO
CONTROL
NC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
TOP VIEW
(Not to Scale)
AD805
NC = NO CONNECT
T
RCS
DATAOUT 50%
CLKOUT 50%
Figure 1. Recovered Clock Skew (See Specifications Page)
PIN DESCRIPTIONS
Number Mnemonic
Description
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
DATAOUT
DATAOUT
V
CC2
CLKOUT
CLKOUT
SUBST
V
EE
V
CC1
AV
EE
ASUBST
NC
VCXO CONTROL
AV
CC
V
CC1
V
EE
CLKIN
CLKIN
SUBST
DATAIN
DATAIN
Differential Retimed Data Output
Differential Retimed Data Output
Digital Ground
Differential Recovered Clock Output
Differential Recovered Clock Output
Substrate
Digital V
EE
Digital Ground
Analog V
EE
Analog Substrate
No Connection
VCXO Control Voltage Output
Analog Ground
Digital Ground
Digital V
EE
Differential Clock Input
Differential Clock Input
Substrate
Differential Data Input
Differential Data Input
ORDERING GUIDE AND THERMAL CHARACTERISTICS
Operating
Temperature
Package
Option
Device
Description
u
JA
AD805BN
20-Pin Plastic DIP
–40
°
C to +85
°
C
80
°
C/W
N-20
WARNING!
ESD SENSITIVE DEVICE
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD805 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
相關(guān)PDF資料
PDF描述
AD8067 High Gain Bandwidth Product Precision Fast FET⑩ Op Amp
AD8067ART High Gain Bandwidth Product Precision Fast FET⑩ Op Amp
AD8067ART-REEL High Gain Bandwidth Product Precision Fast FET⑩ Op Amp
AD8067ART-REEL7 High Gain Bandwidth Product Precision Fast FET⑩ Op Amp
AD8067ART-R2 High Gain Bandwidth Product Precision Fast FET⑩ Op Amp
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8051 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, High Speed, Rail-to-Rail Amplifiers
AD8051_06 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, High Speed, Rail-to-Rail Amplifiers
AD8051_07 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, High Speed, Rail-to-Rail Amplifiers
AD8051AR 功能描述:IC OPAMP VF R-R LDIST LP 8SOIC RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 16.5 V,±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR)
AD8051AR-EBZ 功能描述:BOARD EVAL FOR AD8051AR RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 運算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-