參數(shù)資料
型號: AD7934
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
中文描述: 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28
封裝: TSSOP-28
文件頁數(shù): 7/32頁
文件大小: 1253K
代理商: AD7934
Preliminary Technical Data
AD7933/AD7934
TIMING SPECIFICATIONS
1
V
DD
= V
DRIVE
=2.7 V to 5.25 V, Internal/External V
REF
= 2.5 V, unless otherwise noted, F
CLKIN
= 24 MHz, F
SAMPLE
= 1.5 MSPS; T
A
= T
MIN
to
T
MAX
, unless otherwise noted.
Table 3.
Limit at T
MIN
, T
MAX
Parameter AD7933
AD7934
Unit
Description
kHz
min
MHz
max
Minimum time between end of read and start of next conversion, i.e., time from when the
data bus goes into three-state until the next falling edge of CONVST.
t
1
10
10
ns min
CONVST Pulse Width.
t
2
20
20
ns min
CONVST Falling Edge to CLKIN Falling Edge Setup Time.
t
3
TBD
TBD
ns min
CLKIN Falling Edge to BUSY Rising Edge.
t
4
0
0
ns min
CS to WR Setup Time.
t
5
0
0
ns min
CS to WR Hold Time.
t
6
25
25
ns min
WR Pulse Width.
t
7
10
10
ns min
Data Setup Time before WR.
t
8
5
5
ns min
Data Hold after WR.
t
9
0.5 t
CLKIN
0.5 t
CLKIN
ns min
New Data Valid before Falling Edge of BUSY.
t
10
0
0
ns min
CS to RD Setup Time.
t
11
0
0
ns min
CS to RD Hold Time.
t
12
55
55
ns min
RD Pulse Width.
t
133
50
50
ns max
Data Access Time after RD.
t
144
5
5
ns min
Bus Relinquish Time after RD.
40
40
ns max
Bus Relinquish Time after RD.
t
15
15
15
ns min
HBEN to RD Setup Time.
t
16
5
5
ns min
HBEN to RD Hold Time.
t
17
10
10
ns min
Minimum Time between Reads/Writes.
t
18
0
0
ns min
HBEN to WR Setup Time.
t
19
5
5
ns min
HBEN to WR Hold Time.
t
20
TBD
TBD
ns min
CLKIN Falling Edge to BUSY Rising Edge.
f
CLKIN2
10
10
24
24
t
QUIET
10
10
ns min
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V
DD
) and timed from a voltage level of 1.6 V.
All timing specifications given above are with a 25 pF load capacitance. See
,
,
, and
.
(W/ = 1) Figure 38 Figure 39
Figure 40
2
Mark/space ratio for CLKIN is 40/60 to 60/40.
3
The time required for the output to cross TBD.
4
t
14
is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or
discharging the 25 pF capacitor. This means that the time, t
14
, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the
bus loading.
Figure 37. AD7933/AD7934 Parallel Interface—Conversion and Read Cycle in Word Mode
Rev. PrG | Page 7 of 32
相關(guān)PDF資料
PDF描述
AD7934BRU 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7933 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7933BRU 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7937 LC2MOS 8+4 Loading Dual 12-Bit DAC
AD7937AR LC2MOS 8+4 Loading Dual 12-Bit DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7934-6 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7934BRU 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7934BRU-6 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD7934BRU-6REEL7 制造商:Analog Devices 功能描述:ADC SGL SAR 625KSPS 12-BIT PARALLEL 28TSSOP - Tape and Reel
AD7934BRU-REEL 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極