參數(shù)資料
型號： AD7934
廠商： ANALOG DEVICES INC
元件分類： ADC
英文描述： 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
中文描述： 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDSO28
封裝： TSSOP-28
文件頁數(shù)： 25/32頁
文件大?。?/td> 1253K
代理商： AD7934
AD7933/AD7934
Preliminary Technical Data
Reading Data from the AD7933/AD7934
With the W/B pin tied logic high, the AD7933/AD7934
interface operates in word mode. In this case, a single read
operation from the device accesses the conversion data-word on
Pins DB0/DB2 to DB11. The DB8/HBEN pin assumes its DB8
function. With the W/B pin tied to logic low, the
AD7933/AD7934 interface operates in byte mode. In this case,
the DB8/HBEN pin assumes its HBEN function. Conversion
data from the AD7933/ AD7934 must be accessed in two read
operations with 8 bits of data provided on DB0 to DB7 for each
of the read operations. The HBEN pin determines whether the
read operation accesses the high byte or the low byte of the12-
or 10-bit word. For a low byte read, DB0 to DB7 provide the
eight LSBs of the 12-bit word. For 10-bit operation, the two
LSBs of the low byte are 0s and are followed by 6 bits of
conversion data. For a high byte read, DB0 to DB3 provide the
4 MSBs of the 12-/10-bit word. DB4 of the high byte is always 0
and DB5 and DB6 of the high byte provide the Channel ID.
shows the read cycle timing diagram for a 12-/10-bit
Figure 37
transfer. When operated in word mode, the HBEN input does
not exist and only the first read operation is required to access
data from the device. When operated in byte mode, the two read
cycles shown in F
are required to access the full data-
word from the device.
igure 38
Figure 38. AD7933/AD7934 Parallel Interface—Read Cycle Timing for Byte Mode Operation (W/B = 0)
The CS and RD signals are gated internally and level triggered
active low. In either word mode or byte mode, CS and RD may
be tied together as the timing specification t
10
and t
11
is 0 ns
minimum. The data is placed onto the data bus a time t
13
after
both CS and RD go low. The RD rising edge can be used to latch
data out of the device. After a time, t
14
, the data lines will
become three-stated.
Alternatively, CS and RD can be tied permanently low and the
conversion data will be valid and placed onto the data bus a
time, t
9
, before the falling edge of BUSY.
t
11
t
10
t
13
t
15
t
15
t
16
t
16
t
14
t
12
t
17
LOW BYTE
HIGH BYTE
DB0 TO DB7
HBEN/DB8
RD
CS
0
Rev. PrG | Page 25 of 32
相關PDF資料
PDF描述
AD7934BRU 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7933 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7933BRU 4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7937 LC2MOS 8+4 Loading Dual 12-Bit DAC
AD7937AR LC2MOS 8+4 Loading Dual 12-Bit DAC
相關代理商/技術參數(shù)
參數(shù)描述
AD7934-6 制造商:AD 制造商全稱:Analog Devices 功能描述:4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7934BRU 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極
AD7934BRU-6 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD7934BRU-6REEL7 制造商:Analog Devices 功能描述:ADC SGL SAR 625KSPS 12-BIT PARALLEL 28TSSOP - Tape and Reel
AD7934BRU-REEL 功能描述:IC ADC 12BIT 4CH 1.5MSPS 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*