- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375240 > AD7863 (Analog Devices, Inc.) Simultaneous Sampling Dual 175 kSPS 14-Bit ADC(同時(shí)采樣175kSPS14位雙A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7863 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Simultaneous Sampling Dual 175 kSPS 14-Bit ADC(同時(shí)采樣175kSPS14位雙A/D轉(zhuǎn)換器) |
| 中文描述： | 雙同步采樣175 kSPS的14位ADC（同時(shí)采樣175kSPS14位雙的A / D轉(zhuǎn)換器） |
| 文件頁(yè)數(shù)： | 11/18頁(yè) |
| 文件大?。?/td> | 291K |
| 代理商： | AD7863 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
AD7863
–11–
REV. 0
CS
RD
DATA
V
A1
V
A2
A0
Figure 5d. Read Option C
OPERATING MODES
Mode 1 Operation (Normal Power, High Sampling
Performance)
The timing diagram in Figure 5a is for optimum performance in
operating Mode 1 where the falling edge of
CONVST
starts
conversion and puts the track/hold amplifiers into their hold
mode. This falling edge of
CONVST
also causes the BUSY
signal to go high to indicate that a conversion is taking place.
The BUSY signal goes low when the conversion is complete,
which is 5.2
μ
s max after the falling edge of
CONVST
and new
data from this conversion is available in the output latch of the
AD7863. A read operation accesses this data. If the multiplexer
select A0 is low, the first and second read pulses after the first
conversion accesses the result from Channel A (V
A1
and V
A2
respectively). The third and fourth read pulses, after the second
conversion and A0 high, access the result from Channel B (V
B1
and V
B2
, respectively). Data is read from the part via a 14-bit
parallel data bus with standard
CS
and
RD
signals. This data
read operation consists of a negative going pulse on the
CS
pin
combined with two negative going pulses on the
RD
pin (while
the
CS
is low), accessing the two 14-bit results. For the fastest
throughput rate the read operation will take 100 ns. The read
operation must be complete at least 400 ns before the falling
edge of the next
CONVST
and this gives a total time of 5.7
μ
s
for the full throughput time (equivalent to 175 kHz). This mode of
operation should be used for high sampling applications.
Mode 2 Operation (Power-Down, Auto-Sleep After
Conversion)
The timing diagram in Figure 6 is for optimum performance in
operating Mode 2 where the part automatically goes into sleep
mode once BUSY goes low after conversion and “wakes up”
before the next conversion takes place. This is achieved by keep-
ing
CONVST
low at the end of the second conversion, whereas
it was high at the end of the second conversion for Mode 1
operation.
The operation shown in Figure 6 shows how to access data from
both Channels A and B, followed by the Auto Sleep mode. One
can also set up the timing to access data from Channel A only or
Channel B only (see Read Options section) and then go into
Auto-Sleep mode. The rising edge of
CONVST
“wakes up” the
part. This wake-up time is 4.8
μ
s when using an external refer-
ence and 5 ms when using the internal reference, at which point
the track/hold amplifiers go into their hold mode provided the
CONVST
has gone low. The conversion takes 5.2
μ
s after this
giving a total of 10
μ
s (external reference, 5.005 ms for internal
reference) from the rising edge of CONVST to the conversion
being complete, which is indicated by the BUSY going low.
Note that since the wake-up time from the rising edge of
CONVST
is 4.8
μ
s, if the
CONVST
pulsewidth is greater than 5.2
μ
s the
conversion will take more than the 10
μ
s (4.8
μ
s wake-up time
+5.2
μ
s conversion time) shown in Figure 6 from the rising edge
of
CONVST
. This is because the track/hold amplifiers go into
their hold mode on the falling edge of
CONVST
and the con-
version will not be complete for a further 5.2
μ
s. In this case, the
BUSY will be the best indicator of when the conversion is com-
plete. Even though the part is in sleep mode, data can still be
read from the part.
The read operation is identical to that in Mode 1 operation and
must also be complete at least 400 ns before the falling edge of
the next
CONVST
to allow the track/hold amplifiers to have
enough time to settle. This mode is very useful when the part is
converting at a slow rate as the power consumption will be
significantly reduced from that of Mode 1 operation.
t
3
t
CONV
= 5.2
m
s
V
A1
V
A2
V
B1
V
B2
CONVST
BUSY
A0
CS
RD
DATA
t
3
4.8
m
s*/5ms**
WAKE-UP TIME
t
CONV
= 5.2
m
s
* WHEN USING AN EXTERNAL REFERENCE, WAKE-UP TIME = 4.8
m
s
** WHEN USING AN INTERNAL REFERENCE, WAKE-UP TIME = 5ms
t
ACQ
t
8
Figure 6. Mode 2 Timing Diagram Where Automatic Sleep Function Is Initiated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7864 | Four Channel, Simultaneous Sampling, High Speed, 12-Bit ADC(四通道,同時(shí)采樣高速12位A/D轉(zhuǎn)換器) |
| AD7865 | Simultaneous Sampling, Fast, 14-Bit ADC(四通道,同時(shí)采樣,高速,14位A/D轉(zhuǎn)換器) |
| AD7868 | Complete 12-bit I/O System Containing a DAC And an ADC(完備的12位I\O系統(tǒng)（包含一個(gè)A/D轉(zhuǎn)換器和一個(gè)D/A轉(zhuǎn)換器）) |
| AD7869 | Complete 14-bit I/O System Containing a DAC and a ADC(完備的14位I/O系統(tǒng)（包含一個(gè)A/D轉(zhuǎn)換器和一個(gè)D/A轉(zhuǎn)換器）) |
| AD7870AJN | LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7863AR-10 | 功能描述:IC ADC 14BIT DUAL 2CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7863AR-10REEL | 功能描述:IC ADC 14BIT DUAL 2CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7863AR-10REEL7 | 制造商:Analog Devices 功能描述:ADC Dual SAR 175ksps 14-bit Parallel 28-Pin SOIC W T/R |
| AD7863AR-2 | 功能描述:IC ADC 14BIT DUAL 2CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7863AR-2REEL | 制造商:Analog Devices 功能描述:ADC Dual SAR 175ksps 14-bit Parallel 28-Pin SOIC W T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。