
AD7856
–7–
REV. A
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Description
1
CONVST
Convert Start. Logic Input. A low to high transition on this input puts the track/hold into its hold mode
and starts conversion. When this input is not used, it should be tied to DV
DD
.
Busy Output. The busy output is triggered high by the falling edge of
CONVST
or rising edge of
CAL
,
and remains high until conversion is completed. BUSY is also used to indicate when the AD7856 has
completed its on-chip calibration sequence.
Sleep Input/Low Power Mode. A Logic 0 initiates a sleep, and all circuitry is powered down, including
the internal voltage reference, provided there is no conversion or calibration being performed. Calibration
data is retained. A Logic 1 results in normal operation. See Power-Down section for more details.
Reference Input/Output. This pin is connected to the internal reference through a series resistor and is
the reference source for the analog-to-digital converter. The nominal reference voltage is 4.096 V and
this appears at the pin. This pin can be overdriven by an external reference or can be taken as high as
AV
DD
. When this pin is tied to AV
DD,
or when an externally applied reference approaches AV
DD,
the
C
REF1
pin should also be tied to AV
DD
.
Analog Positive Supply Voltage, +5.0 V
±
5%.
Analog Ground. Ground reference for track/hold, reference and DAC.
Reference Capacitor (0.1
μ
F Multilayer Ceramic in parallel with a 470 nF NPO type). This external
capacitor is used as a charge source for the internal DAC. The capacitor should be tied between the pin
and AGND.
Reference Capacitor (0.01
μ
F Multilayer Ceramic). This external capacitor is used in conjunction with
the on-chip reference. The capacitor should be tied between the pin and AGND.
Analog Inputs. Eight analog inputs that can be used as eight single-ended inputs (referenced to AGND)
or four pseudo-differential inputs. Channel configuration is selected by writing to the control register.
Both the positive and negative inputs cannot go below AGND or above AV
DD
at any time. Also the posi-
tive input cannot go below the negative input. See Table III for channel selection.
Calibration Input. This pin has an internal pull-up current source of 0.15
μ
A. A falling edge on this pin
resets all calibration control logic and initiates a calibration on its rising edge. There is the option of
connecting a 10 nF capacitor from this pin to DGND to allow for an automatic self-calibration on
power-up. This input overrides all other internal operations. If the autocalibration is not required, this
pin should be tied to a logic high.
Digital Supply Voltage, +5.0 V
±
5%.
Digital Ground. Ground reference point for digital circuitry.
Serial Data Output. The data output is supplied to this pin as a 16-bit serial word.
Serial Data Input. The data to be written is applied to this pin in serial form (16-bit word). This pin can
act as an input pin or as a I/O pin depending on the serial interface mode the part is in (see Table X).
Master clock signal for the device (A Grade: 6 MHz; K Grade: 4 MHz). Sets the conversion and calibra-
tion times.
Serial Port Clock. Logic Input. The user must provide a serial clock on this input.
Frame Sync. Logic Input. This pin is level triggered active low and frames the serial clock for the read
and write operations (see Table IX).
2
BUSY
3
SLEEP
4
REF
IN
/REF
OUT
5
6
7
AV
DD
AGND
C
REF1
8
C
REF2
9–16
AIN1–AIN8
17
CAL
18
19
20
21
DV
DD
DGND
DOUT
DIN
22
CLKIN
23
24
SCLK
SYNC