參數(shù)資料
型號(hào): AD7856AR
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
中文描述: 8-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
封裝: SOIC-24
文件頁(yè)數(shù): 10/32頁(yè)
文件大小: 294K
代理商: AD7856AR
AD7856
–10–
REV. A
CONTROL REGISTER
The arrangement of the Control Register is shown below. The control register is a write only register and contains 14 bits of data.
The control register is selected by putting two 1s in ADDR1 and ADDR0. The function of the bits in the control register are de-
scribed below. The power-up status of all bits is 0.
MSB
SGL/
DIFF
CH2
CH1
CH0
PMGT1
PMGT0
RDSLT1
RDSLT0
2/
3
MODE
CONVST
CALMD
CALSLT1
CALSLT0
STCAL
LSB
CONTROL REGISTER BIT FUNCTION DESCRIPTION
Bit
Mnemonic
Comment
13
SGL/
DIFF
A 0 in this bit position configures the input channels in pseudo-differential mode. A 1 in this bit position
configures the input channels in single-ended mode (see Table III).
These three bits are used to select the channel on which the conversion is performed. The channels can
be configured as eight single-ended channels or four pseudo-differential channels. The default selection
is AIN1 for the positive input and AIN2 for the negative input (see Table III for channel selection).
Power Management Bits. These two bits are used with the
SLEEP
pin for putting the part into various
power-down modes (see Power-Down section for more details).
These two bits determine which register is addressed for the read operations (see Table II).
12
11
10
9
8
7
6
5
CH2
CH1
CH0
PMGT1
PMGT0
RDSLT1
RDSLT0
2/
3
MODE
Interface Mode Select Bit. With this bit set to 0, Interface Mode 2 is enabled. With this bit set to 1,
Interface Mode 1 is enabled where DIN is used as an output as well as an input. This bit is set to 0 by
default after every read cycle; thus when using the Two-Wire Interface Mode, this bit needs to be set to
1 in every write cycle.
Conversion Start Bit. A logic one in this bit position starts a single conversion, and this bit is automatically
reset to 0 at the end of conversion. This bit may also used in conjunction with system calibration (see
Calibration section.)
Calibration Mode Bit. A 0 here selects self-calibration, and a 1 selects a system calibration (see Table IV).
Calibration Selection Bits and Start Calibration Bit. These bits have two functions.
With the STCAL bit set to 1 the CALSLT1 and CALSLT0 bits determine the type of calibration per-
formed by the part (see Table IV). The STCAL bit is automatically reset to 0 at the end of calibration.
With the STCAL bit set to 0 the CALSLT1 and CALSLT0 bits are decoded to address the calibration
register for read/write of calibration coefficients (see section on the Calibration Registers for more details).
4
CONVST
3
2
1
0
CALMD
CALSLT1
CALSLT0
STCAL
相關(guān)PDF資料
PDF描述
AD7856ARS 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856KR 5 V Single Supply, 8-Channel 14-Bit 285 kSPS Sampling ADC
AD7856 8-Channel 14 Bit 285 kSPS Sampling ADC(單電源,8通道14位采樣A/D轉(zhuǎn)換器)
AD7858L 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器)
AD7858 3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit Sampling ADC(單電源,200kSPS 8通道12位采樣A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7856AR-REEL 功能描述:IC ADC 14BIT 8CH 5V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7856AR-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SOIC W T/R 制造商:Rochester Electronics LLC 功能描述:8 CH. 14-BIT 300 KSPS ADC I.C. - Tape and Reel
AD7856ARS 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP
AD7856ARS-REEL 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP T/R
AD7856ARS-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 285ksps 14-bit Serial 24-Pin SSOP T/R