- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄364551 > 8XC51FB (NXP Semiconductors N.V.) Low power single card reader PDF資料下載
參數(shù)資料
| 型號： | 8XC51FB |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low power single card reader |
| 中文描述： | 低功耗單卡讀卡器 |
| 文件頁數(shù)： | 22/58頁 |
| 文件大?。?/td> | 233K |
| 代理商： | 8XC51FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
2003 Oct 30
22
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
8.4
Interrupt priority structure
The TDA8029 has a 6-source 4-level interrupt structure.
There are three SFRs associated with the 4-level interrupt: IE, IP and IPH. The Interrupt Priority High (IPH) register
implements the 4-level interrupt structure. The IPH is located at SFR address B7h.
The function of the IPH is simple and when combined with the IP determines the priority of each interrupt. The priority of
each interrupt is determined as shown in Table 20.
Table 20
Priority bits
Table 21
Interrupt table
Notes
1.
2.
Level activated.
Transition activated.
8.4.1
I
NTERRUPT
E
NABLE
(IE)
REGISTER
Table 22
Interrupt enable register bits
Table 23
Description of register bits
IPH BIT n
IP BIT n
INTERRUPT PRIORITY LEVEL
0
0
1
1
0
1
0
1
level 0 (lowest priority)
level 1
level 2
level 3 (highest priority)
SOURCE
POLLING PRIORITY
REQUEST BITS
HARDWARE CLEAR
VECTOR ADDRESS
(HEX)
X0
T0
X1
T1
SP
T2
1
2
3
4
5
6
IE0
TF0
IE1
TF1
RI, TI
TF2, EXF2
N
(1)
; Y
(2)
Y
N
(1)
; Y
(2)
Y
N
N
03
0B
13
1B
23
2B
BIT
7
6
5
4
3
2
1
0
Symbol
EA
ET2
ES
ET1
EX1
ET0
EX0
BIT
SYMBOL
DESCRIPTION
(1)
7
EA
Global disable.
If EA = 0, all interrupts are disabled; If EA = 1, each interrupt can be
individually enabled or disabled by setting or clearing its enable bit.
Not implemented.
Reserved for future use; note 2.
Timer 2 interrupt enable.
ET2 = 1 enables the interrupt; ET2 = 0 disables the interrupt.
Serial port interrupt enable.
ES = 1 enables the interrupt; ES = 0 disables the interrupt.
Timer 1 interrupt enable.
ET1 = 1 enables the interrupt; ET1 = 0 disables the interrupt.
6
5
4
3
ET2
ES
ET1
相關PDF資料 |
PDF描述 |
|---|---|
| 8XC51 | CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51GB-1 | CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51SL.LOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC51SLLOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC52 | 80C51 8-Bit Microcontroller Family (8K ROM,Low Voltage (2.7V-5.5V), Low Power, High Speed (33 MHz) )(80C51 8位微控制器系列產(chǎn)品) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC51FC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XC51GB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51GB-1 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51R | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。