- 您現(xiàn)在的位置：買賣IC網 > PDF目錄364551 > 8XC51FB (NXP Semiconductors N.V.) Low power single card reader PDF資料下載
參數(shù)資料
| 型號： | 8XC51FB |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low power single card reader |
| 中文描述： | 低功耗單卡讀卡器 |
| 文件頁數(shù)： | 12/58頁 |
| 文件大?。?/td> | 233K |
| 代理商： | 8XC51FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
2003 Oct 30
12
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
this mode. The Idle mode can be terminated either by any
enabled interrupt (at which time the process is picked up
at the interrupt service routine and continued), or by a
hardware reset which starts the processor in the same
manner as a Power-on reset.
Power-down mode:
To save even more power, a
Power-down mode can be invoked by software. In this
mode, the oscillator is stopped and the instruction that
invoked Power-down is the last instruction executed.
Either a hardware reset, external interrupt or reception
on RX can be used to exit from Power-down mode. Reset
redefines all the SFRs but does not change the on-chip
RAM. An external interrupt allows both the SFRs and the
on-chip RAM to retain their values.
With INT0_N, INT1_N or RX, the bits in register IE must be
enabled. Within the INT0_N interrupt service routine, the
controller has to read out the Hardware Status Register
(HSR @ 0Fh) and/or the UART Status register
(USR @ 0Eh) by means of MOVX-instructions in order to
know the exact interrupt reason and to reset the interrupt
source.
For enabling a wake up by INT1_N, the bit ENINT1 within
UCR2 must be set.
For enabling a wake up by RX, the bits ENINT1 and ENRX
within UCR2 must be set.
An integrated delay counter maintains internally INT0_N
and INT1_N LOW long enough to allow the oscillator to
restart properly, so a falling edge on pins RX, INT0_N and
INT1_N is enough for awaking the whole circuit.
Once the interrupt is serviced, the next instruction to be
executed after RETI will be the one following the
instruction that put the device into power-down.
Table 3
External pin status during Idle and Power-down mode
MODE
PROGRAM MEMORY
ALE
PSEN_N
PORT 0
PORT 1
PORT 2
PORT 3
Idle
internal
external
internal
external
1
1
0
0
1
1
0
0
data
float
data
float
data
data
data
data
data
address
data
data
data
data
data
data
Power-down
相關PDF資料 |
PDF描述 |
|---|---|
| 8XC51 | CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51GB-1 | CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51SL.LOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC51SLLOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC52 | 80C51 8-Bit Microcontroller Family (8K ROM,Low Voltage (2.7V-5.5V), Low Power, High Speed (33 MHz) )(80C51 8位微控制器系列產品) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 8XC51FC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
| 8XC51GB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51GB-1 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51R | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
發(fā)布緊急采購，3分鐘左右您將得到回復。