- 您現(xiàn)在的位置：買賣IC網 > PDF目錄364551 > 8XC51 (Intel Corp.) CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER PDF資料下載
參數資料
| 型號： | 8XC51 |
| 廠商： | Intel Corp. |
| 英文描述： | CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 中文描述： | CHMOS單片8位微控制器 |
| 文件頁數： | 23/58頁 |
| 文件大?。?/td> | 233K |
| 代理商： | 8XC51 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁
2003 Oct 30
23
Philips Semiconductors
Product specification
Low power single card reader
TDA8029
Notes
1.
2.
Details on interaction with the UART behaviour in Power-down mode are described in Section 8.15.
Do not write logic 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features.
In that case, the reset or inactive value of the new bit will be logic 0, and its active value will be logic 1. The value
read from a reserved bit is indeterminate.
8.4.2
I
NTERRUPT
P
RIORITY
(IP)
REGISTER
Table 24
Interrupt priority register bits
Table 25
Description of register bits
Note
1.
Do not write logic 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features.
In that case, the reset or inactive value of the new bit will be logic 0, and its active value will be logic 1. The value
read from a reserved bit is indeterminate.
8.4.3
I
NTERRUPT
P
RIORITY
H
IGH
(IPH)
REGISTER
Table 26
Interrupt priority high register bits
Table 27
Description of register bits
2
EX1
External interrupt 1 enable.
EX1 = 1 enables the interrupt; EX1 = 0 disables the
interrupt.
Timer 0 interrupt enable.
ET0 = 1 enables the interrupt; ET0 = 0 disables the interrupt.
External interrupt 0 enable.
EX0 = 1 enables the interrupt; EX0 = 0 disables the
interrupt.
1
0
ET0
EX0
BIT
7
6
5
4
3
2
1
0
Symbol
PT2
PS
PT1
PX1
PT0
PX0
BIT
SYMBOL
DESCRIPTION
7 and 6
5
4
3
2
1
0
PT2
PS
PT1
PX1
PT0
PX0
Not implemented.
Reserved for future use; note 1.
Timer 2 interrupt priority.
See Table 20.
Serial port interrupt priority.
See Table 20.
Timer 1 interrupt priority.
See Table 20.
External interrupt 1 priority.
See Table 20.
Timer 0 interrupt priority.
See Table 20.
External interrupt 0 priority.
See Table 20.
BIT
7
6
5
4
3
2
1
0
Symbol
PT2H
PSH
PT1H
PX1H
PT0H
PX0H
BIT
SYMBOL
DESCRIPTION
7 and 6
5
4
3
PT2H
PSH
PT1H
Not implemented.
Reserved for future use; note 1.
Timer 2 interrupt priority.
See Table 20.
Serial port interrupt priority.
See Table 20.
Timer 1 interrupt priority.
See Table 20.
BIT
SYMBOL
DESCRIPTION
(1)
相關PDF資料 |
PDF描述 |
|---|---|
| 8XC51GB-1 | CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER |
| 8XC51SL.LOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC51SLLOWVOLTAGE8XC51SL | KEYBOARD CONTROLLER |
| 8XC52 | 80C51 8-Bit Microcontroller Family (8K ROM,Low Voltage (2.7V-5.5V), Low Power, High Speed (33 MHz) )(80C51 8位微控制器系列產品) |
| 8XC54 | 80C51 8-bit microcontroller family 8K-64K/256-1K OTP/ROM/ROMless, low voltage 2.7V-5.5V), low power, high speed (33 MHz) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 8XC51FA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FA/FB/FC/80C51FA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:(360.35 k) |
| 8XC51FB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power single card reader |
| 8XC51FC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit CMOS (low voltage, low power and high speed) microcontroller families |
| 8XC51FX | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS |
發(fā)布緊急采購，3分鐘左右您將得到回復。