參數(shù)資料
型號(hào)： 408364X
元件分類： 復(fù)位半導(dǎo)體
英文描述： 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
中文描述： 集成電路釤高密度可編程邏輯器件
文件頁(yè)數(shù)： 24/33頁(yè)
文件大小： 240K
代理商： 408364X
AMD
24
MACH230-10/15/20
f
MAX
PARAMETERS
The parameter f
MAX
is the maximum clock rate at which
the device is guaranteed to operate. Because the flexi-
bility inherent in programmable logic devices offers a
choice of clocked flip-flop designs, f
MAX
is specified for
three types of synchronous designs.
The first type of design is a state machine with feedback
signals sent off-chip. This external feedback could go
back to the device inputs, or to a second device in a
multi-chip state machine. The slowest path defining the
period is the sum of the clock-to-output time and the in-
put setup time for the external signals (t
S
+ t
CO
). The re-
ciprocal, f
MAX
, is the maximum frequency with external
feedback or in conjunction with an equivalent speed de-
vice. This f
MAX
is designated “f
MAX
external.”
The second type of design is a single-chip state ma-
chine with internal feedback only. In this case, flip-flop
inputs are defined by the device inputs and flip-flop out-
puts. Under these conditions, the period is limited by the
internal delay from the flip-flop outputs through the inter-
nal feedback and logic to the flip-flop inputs. This f
MAX
is
designated “f
MAX
internal”. A simple internal counter is a
good example of this type of design; therefore, this pa-
rameter is sometimes called “f
CNT.
”
The third type of design is a simple data path applica-
tion. In this case, input data is presented to the flip-flop
and clocked through; no feedback is employed. Under
these conditions, the period is limited by the sum of the
data setup time and the data hold time (t
S
+ t
H
). However,
a lower limit for the period of each f
MAX
type is the mini-
mum clock period (t
WH
+ t
WL
). Usually, this minimum
clock period determines the period for the third f
MAX
, des-
ignated “f
MAX
no feedback.”
For devices with input registers, one additional f
MAX
pa-
rameter is specified: f
MAXIR
. Because this involves no
feedback, it is calculated the same way as f
MAX
no feed-
back. The minimum period will be limited either by the
sum of the setup and hold times (t
SIR
+ t
HIR
) or the sum of
the clock widths (t
WICL
+ t
WICH
). The clock widths are nor-
mally the limiting parameters, so that f
MAXIR
is specified
as 1/(t
WICL
+ t
WICH
). Note that if both input and output reg-
isters are use in the same path, the overall frequency will
be limited by t
ICS
.
All frequencies except f
MAX
internal are calculated from
other measured AC parameters. f
MAX
internal is meas-
ured directly.
t
HIR
t
SIR
LOGIC
REGISTER
t
t
CLK
(SECOND
CHIP)
S
CO
t
S
f
MAX
External; 1/(t
S
+ t
CO
)
LOGIC
REGISTER
CLK
f
MAX
Internal (f
CNT
)
LOGIC
REGISTER
t
CLK
S
f
MAX
No Feedback; 1/(t
S
+ t
H
) or 1/(t
WH
+ t
WL
)
14132I-23
LOGIC
REGISTER
CLK
f
MAXIR
; 1/(t
SIR
+ t
HIR
) or 1/(t
WICL
+ t
WICH
)
相關(guān)PDF資料
PDF描述
40850 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
40313 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
40318 TRANSISTOR | BJT | NPN | 300V V(BR)CEO | 2A I(C) | TO-66
40322 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
40328 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
40836-BA 制造商:Leviton Manufacturing Co 功能描述:
40836-BI 制造商:Leviton Manufacturing Co 功能描述:
40-8370-610C 功能描述:IC 與器件插座 ELEV. SCKT .3 CENTER COLLET 40 PINS RoHS:否 制造商:Molex 產(chǎn)品:LGA Sockets 節(jié)距:1.02 mm 排數(shù): 位置/觸點(diǎn)數(shù)量:2011 觸點(diǎn)電鍍:Gold 安裝風(fēng)格:SMD/SMT 端接類型:Solder 插座/封裝類型:LGA 2011 工作溫度范圍:- 40 C to + 100 C
40837-BAR 制造商:Leviton Manufacturing Co 功能描述:
40838-BCP 制造商:Leviton Manufacturing Co 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*