
5
24952A
—
April 2001
Interfacing the AMD-761
System Controller and the Via Technologies, Inc. VT82C686B Southbridge
To alleviate this incompatibility, A MD recommends that the
WSC# signal be connected as shown in Figure 3. In this new
configuration, the motherboard must be designed in the
following fashion.
The WSC# pins of the AMD-761 system controller and the
V T82C686B
southbridge
unpopulated resistor pad shown as R1 in Figure 3. This
configuration allows POP/NOPOP capability. (A zero-ohm
resistor can be added in the event of silicon changes that
allow direct connection.)
Note:
The WSC# pin of the AMD-761 system controller contains
an internal pull-up resistor. No external termination is
required on the AMD-761 system controller WSC# pin when
it is disconnected from the VT82C686B WSC# input.
The WSC# input of the V T82C686B is terminated using a
resistor pad populated by a pull-down resistor shown as R2
in Figure 3. This configuration allows POP/NOPOP
capability for future changes.
I
are
connected
through
an
I
Figure 3. New Configuration
Note:
This solution only applies to uniprocessor applications using
the AMD-761 system controller.
Due to the shared IRQ architecture implemented by Windows
operating systems, the above solution provides proper
operation for Windows PC-2001 compliance. How A s ISR s
(Interrupt Service R outines) are invoked, the ISR s read the
status registers of the various devices to determine the source
of the interrupt. The reading of the status registers forces the
proper flushing of the posted write-buffers of the A MD-761
system controller before the local A PIC sends an interrupt
message to the processor. Hence, data coherency issues are
avoided.
97&%6RXWKEULGJH
:6&
:6&
9VV
323123233XOO'RZQ5HVLVWRU
3RSXODWH
5
5
323123235HVLVWRU
/HDYHXQSRSXODWHG
$0'6\VWHP&RQWUROOHU